module sheet1(io_pc_load, dclk);
input dclk;
// synthesis attribute CLOCK_SIGNAL of dclk is "yes";
input io_pc_load;

// Sheet 1

endmodule